mirror of
https://github.com/cnlohr/lolra.git
synced 2026-06-15 07:19:25 +00:00
cnlohr
317 lines
8.3 KiB
C
317 lines
8.3 KiB
C
//XXX DOES NOT CURRENTLY WORK XXX
|
|
/**
|
|
|
|
MIT-like-non-ai-license
|
|
|
|
Copyright (c) 2024 Charles Lohr "CNLohr"
|
|
|
|
Permission is hereby granted, free of charge, to any person obtaining a copy
|
|
of this software and associated documentation files (the "Software"), to deal
|
|
in the Software without restriction, including without limitation the rights
|
|
to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
|
copies of the Software, and to permit persons to whom the Software is
|
|
furnished to do so, subject to the two following conditions:
|
|
|
|
The above copyright notice and this permission notice shall be included in all
|
|
copies or substantial portions of the Software.
|
|
|
|
In addition the following restrictions apply:
|
|
|
|
1. The Software and any modifications made to it may not be used for the
|
|
purpose of training or improving machine learning algorithms, including but not
|
|
limited to artificial intelligence, natural language processing, or data
|
|
mining. This condition applies to any derivatives, modifications, or updates
|
|
based on the Software code. Any usage of the Software in an AI-training dataset
|
|
is considered a breach of this License.
|
|
|
|
2. The Software may not be included in any dataset used for training or
|
|
improving machine learning algorithms, including but not limited to artificial
|
|
intelligence, natural language processing, or data mining.
|
|
|
|
|
|
3. Any person or organization found to be in violation of these restrictions
|
|
will be subject to legal action and may be held liable for any damages
|
|
resulting from such use.
|
|
|
|
If any term is unenforcable, other terms remain in-force.
|
|
|
|
THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
|
|
AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
|
OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
|
|
SOFTWARE.
|
|
|
|
**/
|
|
|
|
// NOT LORA!!! -- but experimenting with the possibility of rx.
|
|
|
|
// SETUP INSTRUCTIONS:
|
|
// (1) `make` in the optionbytes folder to configure `RESET` correctly.
|
|
// (2) Create a tone (if using the funprog, ../ch32v003fun/minichlink/minichlink -X ECLK 1:235:189:9:3 for 27.48387097MHz
|
|
// (2) or, for 24.387096762MHz - ../ch32v003fun/minichlink/minichlink -X ECLK 1:150:49:8:3
|
|
|
|
/* More notes
|
|
|
|
* Minimum sample time with DMA = fCPU / 28 (5.14MHz)
|
|
|
|
*/
|
|
|
|
|
|
#include "ch32v003fun.h"
|
|
#include <stdio.h>
|
|
|
|
/* General note:
|
|
*/
|
|
|
|
#define Q 32
|
|
|
|
#define PWM_PERIOD (40-1) //For 27.27MHz
|
|
#define QUADRATURE
|
|
|
|
//#define PWM_PERIOD (32-1)
|
|
//#define QUADRATURE
|
|
//#define PWM_OUTPUT 3
|
|
|
|
#define ADC_BUFFSIZE 256
|
|
volatile uint16_t adc_buffer[ADC_BUFFSIZE];
|
|
|
|
void SetupADC()
|
|
{
|
|
// XXX TODO -look into PGA
|
|
// XXX TODO - Look into tag-teaming the ADCs
|
|
|
|
// PDA is analog input chl 7
|
|
GPIOA->CFGLR &= ~(0xf<<(4*7)); // CNF = 00: Analog, MODE = 00: Input
|
|
|
|
// ADC CLK is chained off of APB2.
|
|
|
|
// Reset the ADC to init all regs
|
|
RCC->APB2PRSTR |= RCC_APB2Periph_ADC1;
|
|
RCC->APB2PRSTR &= ~RCC_APB2Periph_ADC1;
|
|
|
|
// ADCCLK = 12 MHz => RCC_ADCPRE divide by 4
|
|
RCC->CFGR0 &= ~RCC_ADCPRE; // Clear out the bis in case they were set
|
|
RCC->CFGR0 |= RCC_ADCPRE_DIV2; // Fastest possible (divide-by-2) NOTE: This is OUTSIDE the specified value in the datasheet.
|
|
|
|
// Set up single conversion on chl 7
|
|
ADC1->RSQR1 = 0;
|
|
ADC1->RSQR2 = 0;
|
|
ADC1->RSQR3 = 7; // 0-9 for 8 ext inputs and two internals
|
|
|
|
// Not using injection group.
|
|
|
|
// Sampling time for channels. Careful: This has PID tuning implications.
|
|
// Note that with 3 and 3,the full loop (and injection) runs at 138kHz.
|
|
ADC1->SAMPTR2 = (0<<(3*7));
|
|
|
|
// Turn on ADC and set rule group to sw trig
|
|
// 0 = Use TRGO event for Timer 1 to fire ADC rule.
|
|
ADC1->CTLR2 = ADC_ADON | ADC_EXTTRIG | ADC_DMA;
|
|
|
|
// Reset calibration
|
|
ADC1->CTLR2 |= ADC_RSTCAL;
|
|
while(ADC1->CTLR2 & ADC_RSTCAL);
|
|
|
|
// Calibrate ADC
|
|
ADC1->CTLR2 |= ADC_CAL;
|
|
while(ADC1->CTLR2 & ADC_CAL);
|
|
|
|
// ADC_SCAN: Allow scanning.
|
|
ADC1->CTLR1 = 0;// (1<<26); // | (1<<26); // + Buffer
|
|
|
|
// Turn on DMA
|
|
RCC->AHBPCENR |= RCC_AHBPeriph_DMA1;
|
|
|
|
//DMA1_Channel1 is for ADC
|
|
DMA1_Channel1->PADDR = (uint32_t)&ADC1->RDATAR;
|
|
DMA1_Channel1->MADDR = (uint32_t)adc_buffer;
|
|
DMA1_Channel1->CNTR = ADC_BUFFSIZE;
|
|
DMA1_Channel1->CFGR =
|
|
DMA_M2M_Disable |
|
|
DMA_Priority_VeryHigh |
|
|
DMA_MemoryDataSize_HalfWord |
|
|
DMA_PeripheralDataSize_HalfWord |
|
|
DMA_MemoryInc_Enable |
|
|
DMA_Mode_Circular |
|
|
DMA_DIR_PeripheralSRC;
|
|
|
|
// Turn on DMA channel 1
|
|
DMA1_Channel1->CFGR |= DMA_CFGR1_EN;
|
|
|
|
// Enable continuous conversion and DMA
|
|
ADC1->CTLR2 |= ADC_DMA; // | ADC_CONT;
|
|
|
|
// start conversion
|
|
ADC1->CTLR2 |= ADC_SWSTART;// | ADC_CONT;
|
|
|
|
}
|
|
|
|
static void SetupTimer1()
|
|
{
|
|
// Enable Timer 1
|
|
RCC->APB2PRSTR |= RCC_APB2Periph_TIM1;
|
|
RCC->APB2PRSTR &= ~RCC_APB2Periph_TIM1;
|
|
|
|
TIM1->PSC = 0; // Prescalar to 0x0000 (so, 48MHz base clock)
|
|
TIM1->ATRLR = PWM_PERIOD;
|
|
|
|
#ifdef PWM_OUTPUT
|
|
// PA10 = T1CH3.
|
|
GPIOA->CFGHR &= ~(0xf<<(4*2));
|
|
GPIOA->CFGHR |= (GPIO_Speed_10MHz | GPIO_CNF_OUT_PP_AF)<<(4*2);
|
|
|
|
TIM1->CCER = TIM_CC3E | TIM_CC3P;
|
|
TIM1->CHCTLR2 = TIM_OC3M_2 | TIM_OC3M_1;
|
|
TIM1->CH3CVR = 5; // Actual duty cycle (Off to begin with)
|
|
#endif
|
|
|
|
TIM1->CCER = TIM_CC1E | TIM_CC1P;
|
|
TIM1->CHCTLR1 = TIM_OC1M_2 | TIM_OC1M_1;
|
|
|
|
TIM1->SWEVGR = TIM_CC1G | TIM_CC4G | TIM_COMG | TIM_TG;
|
|
TIM1->CH1CVR = 1;
|
|
|
|
// Setup TRGO for ADC. This makes is to the ADC will trigger on timer
|
|
// reset, so we trigger at the same position every time relative to the
|
|
// FET turning on.
|
|
TIM1->CTLR2 = TIM_MMS_1;
|
|
|
|
// Enable TIM1 outputs
|
|
TIM1->BDTR = TIM_MOE;
|
|
TIM1->CTLR1 = TIM_CEN;
|
|
}
|
|
|
|
|
|
void InnerLoop() __attribute__((noreturn));
|
|
|
|
|
|
void InnerLoop()
|
|
{
|
|
int i = 0;
|
|
int q = 0;
|
|
int tpl = 0;
|
|
|
|
// Timer goes backwards when we are moving forwards.
|
|
volatile uint16_t * adc_buffer_end = 0;
|
|
volatile uint16_t * adc_buffer_top = adc_buffer + ADC_BUFFSIZE;
|
|
volatile uint16_t * adc = adc_buffer;
|
|
|
|
int frcnt = 0;
|
|
|
|
int tstart = 0;
|
|
|
|
while( 1 )
|
|
{
|
|
tpl = ADC_BUFFSIZE - DMA1_Channel1->CNTR; // Warning, sometimes this is == to the base, or == 0 (i.e. might be 256, if top is 255)
|
|
if( tpl == ADC_BUFFSIZE ) tpl = 0;
|
|
|
|
adc_buffer_end = adc_buffer + ( ( tpl / 4) * 4 );
|
|
//printf( "%3d %4d %d %04x\n", DMA1_Channel1->CNTR, TIM1->CNT, ADC1->RDATAR, ADC1->STATR );
|
|
while( adc != adc_buffer_end )
|
|
{
|
|
#ifdef QUADRATURE
|
|
int32_t t = adc[0];
|
|
i += t; q += t;
|
|
t = adc[1];
|
|
i -= t; q += t;
|
|
t = adc[2];
|
|
i -= t; q -= t;
|
|
t = adc[3];
|
|
i += t; q -= t;
|
|
adc += 4;
|
|
frcnt += 4;
|
|
#else
|
|
i = i + adc[0] - adc[1];
|
|
adc += 2;
|
|
frcnt += 2;
|
|
#endif
|
|
|
|
if( adc == adc_buffer_top ) adc = adc_buffer;
|
|
}
|
|
//printf( "%d\n", frcnt );
|
|
|
|
if( frcnt > Q )
|
|
{
|
|
#ifdef QUADRATURE
|
|
int ti = i>>1;
|
|
int tq = q>>1;
|
|
int s = (ti*ti + tq*tq)>>8;
|
|
#else
|
|
int s = i>>2;
|
|
#endif
|
|
|
|
#ifdef TIGHT_OUT
|
|
printf( "%d\n", i );
|
|
#elif defined( PWM_OUTPUT )
|
|
int tv = (s>>PWM_OUTPUT) + (PWM_PERIOD/2);
|
|
if( tv < 0 ) tv = 0;
|
|
if( tv >= PWM_PERIOD ) tv = PWM_PERIOD-1;
|
|
TIM1->CH3CVR = tv;
|
|
#else
|
|
printf( "%8d I:%7d Q:%7d [%d %d %d %d] / %d\n",s, i ,q, adc_buffer[0], adc_buffer[1], adc_buffer[2], adc_buffer[3], (int)(SysTick->CNT - tstart) );
|
|
#endif
|
|
//printf( "%d\n", s );
|
|
frcnt = 0;
|
|
i = 0;
|
|
q = 0;
|
|
tpl = ADC_BUFFSIZE - DMA1_Channel1->CNTR;
|
|
adc = adc_buffer + ( ( tpl / 4) * 4 );
|
|
tstart = SysTick->CNT;
|
|
}
|
|
/*
|
|
Delay_Us( 100 );
|
|
int end = DMA1_Channel1->CNTR;
|
|
int v0 = adc_buffer[0];
|
|
int v1 = adc_buffer[1];
|
|
int v2 = adc_buffer[2];
|
|
int v3 = adc_buffer[3];
|
|
printf( "%d %d %d %d %d\n", (uint8_t)(start-end), v0, v1, v2, v3 );
|
|
*/
|
|
}
|
|
|
|
}
|
|
|
|
int main()
|
|
{
|
|
SystemInit();
|
|
|
|
SysTick->CTLR = (1<<2) | 1; // HCLK
|
|
|
|
Delay_Ms(100);
|
|
printf( "System On\n" );
|
|
|
|
// x18; 8MHz x 18 = 144 MHz
|
|
RCC->CFGR0 &= ~RCC_PPRE2; // No divisor on APB1/2
|
|
RCC->CFGR0 &= ~RCC_PPRE1;
|
|
RCC->CFGR0 |= RCC_PLLMULL_0 | RCC_PLLMULL_1 | RCC_PLLMULL_2 | RCC_PLLMULL_3;
|
|
|
|
// printf( "RCC: %08x\n", (RCC->CFGR0) );
|
|
RCC->AHBPCENR |= 3; //DMA2EN | DMA1EN
|
|
RCC->APB2PCENR |= RCC_APB2Periph_TIM1 | RCC_APB2Periph_ADC1 | RCC_APB2Periph_ADC2 | 0x07; // Enable all GPIO
|
|
RCC->APB1PCENR |= RCC_APB1Periph_TIM2;
|
|
|
|
SetupADC();
|
|
|
|
#if 0
|
|
// turn on the op-amp
|
|
EXTEN->EXTEN_CTR |= EXTEN_OPA_EN;
|
|
|
|
// select op-amp pos pin: 0 = PA2, 1 = PD7
|
|
EXTEN->EXTEN_CTR |= EXTEN_OPA_PSEL;
|
|
|
|
// select op-amp neg pin: 0 = PA1, 1 = PD0
|
|
EXTEN->EXTEN_CTR |= EXTEN_OPA_NSEL;
|
|
#endif
|
|
|
|
|
|
printf( "ADC Setup\n" );
|
|
|
|
SetupTimer1();
|
|
|
|
printf( "Timer 1 setup\n" );
|
|
|
|
InnerLoop();
|
|
}
|