daniel/lolra
1
0
Fork 0
mirror of https://github.com/cnlohr/lolra.git synced 2026-06-17 00:09:31 +00:00
Code Issues Packages Projects Releases Wiki Activity

Just make a CW wave

Browse Source
This commit is contained in:
cnlohr
2024-10-06 01:38:40 -04:00
parent 2843e226a9
commit be82329774
1 changed files with 9 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files
ch32v/ch32v003-txrx/ch32v003tx/ch32v003tx.c
+9 -6
View File
@@ -66,7 +66,7 @@ int main()
RCC->APB1PRSTR &= ~RCC_APB1Periph_TIM2; RCC->APB1PRSTR &= ~RCC_APB1Periph_TIM2;
TIM2->PSC = 0x0000; // Prescalar TIM2->PSC = 0x0000; // Prescalar
TIM2->ATRLR = 1; // Max TIM2->ATRLR = 3; // Max
TIM2->CHCTLR1 = TIM_OC1M_2 | TIM_OC1M_1 | TIM_OC1PE; TIM2->CHCTLR1 = TIM_OC1M_2 | TIM_OC1M_1 | TIM_OC1PE;
TIM2->CTLR1 = TIM_ARPE; TIM2->CTLR1 = TIM_ARPE;
TIM2->CCER = TIM_CC1E | TIM_CC1P | TIM_CC1NP; TIM2->CCER = TIM_CC1E | TIM_CC1P | TIM_CC1NP;
@@ -74,15 +74,18 @@ int main()
// Enable TIM2 // Enable TIM2
TIM2->CTLR1 |= TIM_CEN; TIM2->CTLR1 |= TIM_CEN;
TIM2->CH1CVR = 1; TIM2->CH1CVR = 2;
printf( "Going\n");
while(1) while(1)
{ ;
/* {
TIM2->CCER = TIM_CC1E | TIM_CC1P | TIM_CC1NP; TIM2->CCER = TIM_CC1E | TIM_CC1P | TIM_CC1NP;
funDigitalWrite( LEDPIN, 1 ); funDigitalWrite( LEDPIN, 1 );
Delay_Ms( 250 ); Delay_Ms( 1000 );
TIM2->CCER = TIM_CC1E | TIM_CC1P; TIM2->CCER = TIM_CC1E | TIM_CC1P;
funDigitalWrite( LEDPIN, 0 ); funDigitalWrite( LEDPIN, 0 );
Delay_Ms( 250 ); Delay_Ms( 1000 );
} }*/
} }